Regviz

NXP Semiconductors /LPC15xx /SWM /PINENABLE1

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as PINENABLE1

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/NXP Semiconductors/LPC15xx/SWM/PINENABLE1#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (ENABLED_ON_PIN_P1_09)ACMP2_I4 0 (ENABLED_ON_PIN_P1_08)ACMP3_I3 0 (ENABLED_ON_PIN_P1_07)ACMP3_I4 0 (ENABLED_ON_PIN_P0_23)I2C0_SDA 0 (ENABLED_ON_PIN_P0_22)I2C0_SCL 0 (ENABLED_ON_PIN_P0_00)SCT0_OUT3 0 (ENABLED_ON_PIN_P0_01)SCT0_OUT4 0 (ENABLED_ON_PIN_P0_18)SCT0_OUT5 0 (ENABLED_ON_PIN_P0_24)SCT0_OUT6 0 (ENABLED_ON_PIN_P1_14)SCT0_OUT7 0 (ENABLED_ON_PIN_P0_02)SCT1_OUT3 0 (ENABLED_ON_PIN_P0_03)SCT1_OUT4 0 (ENABLED_ON_PIN_P0_14)SCT1_OUT5 0 (ENABLED_ON_PIN_P0_20)SCT1_OUT6 0 (ENABLED_ON_PIN_P1_17)SCT1_OUT7 0 (ENABLED_ON_PIN_P0_06)SCT2_OUT3 0 (ENABLED_ON_PIN_P0_29)SCT2_OUT4 0 (ENABLED_ON_PIN_P1_20)SCT2_OUT5 0 (ENABLED_ON_PIN_P0_26)SCT3_OUT3 0 (ENABLED_ON_PIN_P1_08)SCT3_OUT4 0 (ENABLED_ON_PIN_P1_24)SCT3_OUT5 0 (ENABLED_ON_PIN_P0_21)RESETN 0 (ENABLED_ON_PIN_P0_19)SWCLK_TCK 0 (ENABLED_ON_PIN_P0_20)SWDIO 0 (RESERVED)RESERVED 0 (RESERVED)RESERVED 0 (RESERVED)RESERVED 0 (RESERVED)RESERVED 0 (RESERVED)RESERVED 0 (RESERVED)RESERVED 0 (RESERVED)RESERVED 0 (RESERVED)RESERVED

ACMP3_I3=ENABLED_ON_PIN_P1_08, SCT3_OUT5=ENABLED_ON_PIN_P1_24, SWDIO=ENABLED_ON_PIN_P0_20, SWCLK_TCK=ENABLED_ON_PIN_P0_19, SCT3_OUT3=ENABLED_ON_PIN_P0_26, SCT0_OUT7=ENABLED_ON_PIN_P1_14, SCT1_OUT6=ENABLED_ON_PIN_P0_20, SCT0_OUT3=ENABLED_ON_PIN_P0_00, SCT0_OUT6=ENABLED_ON_PIN_P0_24, SCT3_OUT4=ENABLED_ON_PIN_P1_08, ACMP3_I4=ENABLED_ON_PIN_P1_07, SCT1_OUT3=ENABLED_ON_PIN_P0_02, SCT2_OUT5=ENABLED_ON_PIN_P1_20, SCT2_OUT4=ENABLED_ON_PIN_P0_29, SCT1_OUT4=ENABLED_ON_PIN_P0_03, SCT2_OUT3=ENABLED_ON_PIN_P0_06, SCT1_OUT7=ENABLED_ON_PIN_P1_17, SCT1_OUT5=ENABLED_ON_PIN_P0_14, ACMP2_I4=ENABLED_ON_PIN_P1_09, RESETN=ENABLED_ON_PIN_P0_21, SCT0_OUT5=ENABLED_ON_PIN_P0_18, SCT0_OUT4=ENABLED_ON_PIN_P0_01, I2C0_SCL=ENABLED_ON_PIN_P0_22, I2C0_SDA=ENABLED_ON_PIN_P0_23

Description

Pin enable register 0. Enables fixed-pin functions

Fields

ACMP2_I4

Analog comparator 2 input 4 pin enable.

0 (ENABLED_ON_PIN_P1_09): Enabled on pin P1_09.

1 (DISABLED): Disabled.
ACMP3_I3

Analog comparator 3 input 3 pin enable.

0 (ENABLED_ON_PIN_P1_08): Enabled on pin P1_08.

1 (DISABLED): Disabled.
ACMP3_I4

Analog comparator 3 input 4 pin enable.

0 (ENABLED_ON_PIN_P1_07): Enabled on pin P1_07.

1 (DISABLED): Disabled.
I2C0_SDA

I2C0_SDA pin enable.

0 (ENABLED_ON_PIN_P0_23): Enabled on pin P0_23.

1 (DISABLED): Disabled.
I2C0_SCL

I2C0_SCL pin enable.

0 (ENABLED_ON_PIN_P0_22): Enabled on pin P0_22.

1 (DISABLED): Disabled.
SCT0_OUT3

SCT0_OUT3 pin enable.

0 (ENABLED_ON_PIN_P0_00): Enabled on pin P0_00.

1 (DISABLED): Disabled.
SCT0_OUT4

SCT0_OUT4 pin enable.

0 (ENABLED_ON_PIN_P0_01): Enabled on pin P0_01.

1 (DISABLED): Disabled.
SCT0_OUT5

SCT0_OUT5 pin enable.

0 (ENABLED_ON_PIN_P0_18): Enabled on pin P0_18.

1 (DISABLED): Disabled.
SCT0_OUT6

SCT0_OUT6 pin enable.

0 (ENABLED_ON_PIN_P0_24): Enabled on pin P0_24.

1 (DISABLED): Disabled.
SCT0_OUT7

SCT0_OUT7 pin enable.

0 (ENABLED_ON_PIN_P1_14): Enabled on pin P1_14.

1 (DISABLED): Disabled.
SCT1_OUT3

SCT1_OUT3 pin enable.

0 (ENABLED_ON_PIN_P0_02): Enabled on pin P0_02.

1 (DISABLED): Disabled.
SCT1_OUT4

SCT1_OUT4 pin enable.

0 (ENABLED_ON_PIN_P0_03): Enabled on pin P0_03.

1 (DISABLED): Disabled.
SCT1_OUT5

SCT1_OUT5 pin enable.

0 (ENABLED_ON_PIN_P0_14): Enabled on pin P0_14.

1 (DISABLED): Disabled.
SCT1_OUT6

SCT1_OUT6 pin enable.

0 (ENABLED_ON_PIN_P0_20): Enabled on pin P0_20.

1 (DISABLED): Disabled.
SCT1_OUT7

SCT1_OUT7 pin enable.

0 (ENABLED_ON_PIN_P1_17): Enabled on pin P1_17.

1 (DISABLED): Disabled.
SCT2_OUT3

SCT2_OUT3 pin enable.

0 (ENABLED_ON_PIN_P0_06): Enabled on pin P0_06.

1 (DISABLED): Disabled.
SCT2_OUT4

SCT2_OUT4 pin enable.

0 (ENABLED_ON_PIN_P0_29): Enabled on pin P0_29.

1 (DISABLED): Disabled.
SCT2_OUT5

SCT2_OUT5 pin enable.

0 (ENABLED_ON_PIN_P1_20): Enabled on pin P1_20.

1 (DISABLED): Disabled.
SCT3_OUT3

SCT3_OUT3 pin enable.

0 (ENABLED_ON_PIN_P0_26): Enabled on pin P0_26.

1 (DISABLED): Disabled.
SCT3_OUT4

SCT3_OUT4 pin enable.

0 (ENABLED_ON_PIN_P1_08): Enabled on pin P1_08.

1 (DISABLED): Disabled.
SCT3_OUT5

SCT3_OUT5 pin enable.

0 (ENABLED_ON_PIN_P1_24): Enabled on pin P1_24.

1 (DISABLED): Disabled.
RESETN

RESETN pin enable.

0 (ENABLED_ON_PIN_P0_21): Enabled on pin P0_21.

1 (DISABLED): Disabled.
SWCLK_TCK

SWCLK_TCK pin enable.

0 (ENABLED_ON_PIN_P0_19): Enabled on pin P0_19.

1 (DISABLED): Disabled.
SWDIO

SWDIO pin enable.

0 (ENABLED_ON_PIN_P0_20): Enabled on pin P0_20.

1 (DISABLED): Disabled.
RESERVED

Reserved.
RESERVED

Reserved.
RESERVED

Reserved.
RESERVED

Reserved.
RESERVED

Reserved.
RESERVED

Reserved.
RESERVED

Reserved.
RESERVED

Reserved.

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data